The "Cell" processor that will be at the heart of the upcoming PlayStation 3 will appear next year and go into mass production in 2006.

Sony, IBM and Toshiba revealed a little more about their plans for the new chip earlier today. The extra details brought with them a surprise, however. First-generation versions of the "Cell" won't be built on a cutting edge production technology into which the companies have sunk billions of dollars, but on a technology already in widespread use today.

The trio have been developing the chip since 2001 and are positioning it as the engine that will drive future multi-media and home entertainment products. The chip is best known for the place it will take in SCEI's successor to its PlayStation 2 games console, but the companies are also planning to use it in products such as high-definition televisions and home servers.

Samples of the Cell chip will begin rolling off production lines in the first half of next year, appearing in Sony and Toshiba products in 2006. SCEI confirmed the chip's place in its new games console Monday but gave no production schedule.

Early versions of the chip will be built using a 90-nanometer production process, similar to that used by Sony for the processors inside the PlayStation 2 and by other companies such as Intel for some of its fastest microprocessors. The 90 nm measurement refers to the size of the smallest feature on a chip's surface. The smaller features mean semiconductors can be made physically smaller because everything can be made to take up less space, or more powerful because more can be crammed into a given space.

For the past few years the four companies have been investing heavily in developing 65 nm production technology. Sony and SCEI have invested 200 billion yen (£1.0bn) in a three-year joint project to lead the development.

While plans remain firm for test production of the 65 nm technology in the first half of next year, it won't be mature enough to match the plans for product commercialisation, the companies said. "We have always been trying to find out the best scenario, the best process technology to be implemented at the time, and it has been decided that the 90-nanometer process will be most suitable for the first generation," said Yoshiko Furusawa, a spokeswoman for SCEI in Tokyo.

The four companies have been fairly guarded about the progress of the chip's development but said today that they plan to disclose details of the Cell in four papers that will be presented at the International Solid State Circuits Conference (ISSCC) in San Francisco in February.

The chip will be a multi-core 64-bit Power processor with multi-threading and the ability to support multiple operating systems simultaneously, according to provisional details. It will offer a "substantial" bandwidth on the bus between the chip and main memory and other chips, a flexible I/O system, real-time resource management and on-chip hardware support for protecting intellectual property.